

## S9 Maintenance Guide

Doc. Version: 2018.08.21

Doc. Category: Maintenance Guide

Content of This Doc.: mainly about the fault checking and hashboard tester pinpointing of Antminer S9.

※ The copyright of this article belongs to Bitmain. The article shall solely be reprinted, extracted or used in any other ways with the permission of the copyright owner. Please contact Bitmain official customer service if there is any need of reprinting or quoting.

### I. Maintenance Platform Requirements

1. Thermostat soldering iron at **350-400** degrees Celsius, pointed solder tip for small patches like r-c.
2. Heat gun for chip disassembly and soldering, no long-time heating in case of PCB blistering.
3. APW3 power source with **12V** and **133A Max** output to test the hashboard.
4. Multimeter, tweezer, **S9** hashboard tester (oscilloscope preferred).
5. Scaling powder, cleaning water and anhydrous alcohol; cleaning water is used to clean the residue and appearance after maintenance.
6. Tin grinder, tin stencils, and tin cream; implant tin for chips upon renewals.
7. Heat-conducting Glue, black (3461), to glue cooling fin after maintenance.

### II. Maintenance Requirements:

1. Maintenance technician in possession of good electronics knowledge, 1 year+ experience and sound mastery of QFN encapsulation and soldering techniques.
2. Check more than two times after maintenance and the result of each time is OK!
3. Watch out for the techniques used, make sure of no obvious PCB deformation after changing any fittings, check for missing/open circuit/short circuit on parts.
4. Check the maintenance target and corresponding test software parameter and hashboard tester.
5. Check whether tools and testers can work properly.

### III. Principle and Structure

#### ● Principle Introduction

1. S9 has **21** voltage domains connected in series, each domain has **3 BM1387**, and the entire board has **63 BM1387** chips.
2. **BM1387** chip has built-in voltage-reduction diodes, decided by designated pin of the chip.
3. S9 has **21** voltage domains, (**S5+**: **16** voltage domains, **S7** with **54** chips: **18** voltage domains, **S7** with **45** chips: **15** voltage domains); S9 has **25M** monocrystal oscillator on the clock, connecting in series and passing on from the 1st chip to the last chip.
4. S9 has independent small cooling fins on the front and back of each chip. **The cooling fin on the front is SMT paster and the cooling fin on the back is fixed on the back of IC by heat-conducting glue after initial test.** Upon completion of every maintenance, it has to be fixed by black heat-conducting glue (evenly distributed) on the back of IC.


Note:

In the process of maintenance, when changing board fittings or chip, in order to avoid the damage to **PCB** and chip caused by the heat from the blower gun, cooling fins near the malfunctioning part and the cooling fin on the back of **PCB** need to be removed firstly before conducting fitting changes.

**PCB** has test points on both sides, use the front one during maintenance in production before fitting cooling fin on the front; in product maintenance (after-sales maintenance), cooling fins are on both sides of **PCB**, locate fault through test points of **PCB**, and use specially made long and thin pen-shape meter to probe into the gaps of cooling fin for test; **because the SMT small cooling fins connect the ground of each voltage domain, watch out the insulation of pen-shape meter, to avoid short circuit caused by pen-shape meter.**

●Key Point Analysis:

1. Below is the signal flow diagram of S9 signal panel: (this figure takes S9 V1.9 version for example, the sequence of chips is various in different version, but the total number of chips is the same):



The PCB chip sequence of S9 V1.9 version: 9 voltage domains above and 12 voltage domains below.

Fig 1. Signal Flow  
This figure takes S9 V1.9 version for example

- Green is CLK signal flow, produced by Y1 25M crystal oscillator, transmits from No. 00 chip to No. 62 chip; in standby and computing, both the voltages are 0.9V.
- Orange is TX (CI, CO) signal flow, IO mouth pin 1 in, transmits from No. 00 to No. 62; the voltage is 0V when IO signaling wire is not plugged, and the voltage is 1.8V in computing.
- ← Yellow is RX (RI, RO) signal flow, returns from No. 62 to No. 00, and then returns to control panel from IO mouth pin 12; the voltage is 1.8V when IO signaling wire is not plugged, and the voltage is also 1.8V in computing.
- Purple is B (BI, BO) signal flow, lowers electrical level from No. 00 to No. 62; the voltage is 0V when IO signaling wire is not plugged or in standby, and the signal impulse is about 0.3 in computing.
- Red is RST signal flow, IO mouth pin 15 in, transmits from No. 00 to No. 62 chip; 0V when IO signaling wire is not plugged or in standby, and 1.8V in computing.

2. Fig 3 shows the critical circuits on the front of S9 hashboard. (Fig 3 takes S9 V4.21 for example)

① Test Points among Chips (after amplification as Fig 2):




Fig 2. Test Points among Chips

In maintenance, testing the test points among chips is the most direct fault-locating method. The sequence of S9 hashboard is as the following:

The sequence of the 9 voltage domains (10 voltage domains in the upper rows in 4.2 version) of upper rows of version 1.9: RST, BO, RI (RX), CO(TX), CLK. The sequence of the 12 voltage domains (11 voltage domains in the lower rows in 4.2 version) of lower rows is reverse: CLK, CO(TX), RI(RX), BO, RST.

Fig 1 shows: RX signal transmits by the direction of 2-4-6, TX(CO) signal transmits by the direction of 6-4-2; when the RX voltage of test point 1 in Fig 2 is normal, and RX of test point 3 has no voltage or low voltage, it shows that chip 2 is poor; and when CO voltage of test point 5 in Fig 2 is normal, and CO of test point 3 has no voltage or low voltage, it shows that chip 4 is poor.

The voltages and resistances of the 5 test points in the 1st row and 6th row are exactly the same theoretically, and the voltages and resistances of the five test points in the middle four rows from the 2nd to the 5th are exactly the same theoretically  
 In the 1st and 6th row, CLK voltage is 0.4-0.9V, CO 1.6-1.8V, RI 2.1-2.2V, BO 0V, RST 1.6-1.8V  
 In the 1st and 6th row, CLK resistance is 780, CO 570, RI 570, BO 570, RST 430 (in some versions, RST resistance is 570)  
 From the 2nd row to 5th row, CLK voltage is 0.9V, CO 1.6-1.8V, RI 1.6-1.8V, BO 0V, RST 1.6-1.8V  
 From the 2nd row to 5th row, CLK resistance is 570, CO 520, RI 520, BO 520, RST 420 (in some versions, RST resistance is 520)




Fig 3. The Critical Circuit on the Front of S9 (This Fig Takes S9 V4.21 for Example)

② Voltage Domain: the entire board has 21 voltage domains, and each domain has 3 chips. The 3 chips in the same voltage domain are in associated power supply, and then connect other voltage domains in series. The circuit structure is as below Fig 4:




Fig 4. The Critical Circuits on the Front of S9 Hashboard

Note: S9 hashboard has different versions and they are not exactly the same. With regard to LDO-1.8V power supply of each voltage domain in early version, the 3 chips of each voltage domain are powered by independent external LDO power supply chip; and the power supply changes to chip internal power supply (chip BM1387 has LDO power supply circuit with 2.5V input and 1.8V output) in later version. Except for the last 5 voltage domains are powered by 14V booster voltage and external LDO, other chips are all powered by the LDO 1.8V of chip itself, and PLL-0.8V is from the voltage division of divider resistance from the LDO-1.8V of the 1st chip of each voltage domain (later version).

**Principle Analysis of Voltage Domain Single Chip (see below Fig 5 and Fig 6):**




Fig 5. BM1387 Circuit



Fig 6. BM1387 Chip Pins

## Signal Description

	Name	I/O	Active Level	Description
<b>1</b>	NRSTO	O	L	Output to the chip of next level, for the loop
<b>2</b>	BO	O	H	Respond Busy Output
<b>3</b>	RI_A	I	N/A	Auxiliary Respond Input, add diode and pulldown
<b>4</b>	RI	I	N/A	Respond Input. Schmitt input and internal pullup
<b>5</b>	CO	O	N/A	Command Output
<b>6</b>	CLKO	O	N/A	Clock output to the chip of next level, for the loop. Pin drive current: 16A
<b>7</b>	PLL_VSS			PLL ground
<b>8</b>	PLL_VDD			PLL power (0.8V), PLL digital and analog share the same supply
<b>9</b>	VDDIO_08			IO VDD pre-drive, 0.8v
<b>10</b>	LDO_08O			LDO 0.8v output, for PLL and IO pre-drive
<b>11</b>	LDO_18I			LDO power input voltage range: 1.62v ~ 1.98v
<b>12</b>	VDDIO_18			IO VDD post-drive, 1.8v
<b>13</b>	LDO_18O			LDO 1.8v output for IO
<b>14</b>	LDO_25I			LDO power input voltage range: 2.2v ~ 2.6v
<b>15</b>	TEMP_P			Temperature diode positive output, analog IO. Should be floating when no use.
<b>16</b>	TEMP_N			Temperature diode negative output, analog IO. Should be floating when no use.
<b>17</b>	RF	O		Function 1: RO open drain output. Function 2: SDA0.
<b>18</b>	TF	O		Function 1: Respond Tx Flag. Function 2: SCL0.
<b>19</b>	TEST	I	N/A	Internal pull down.
				0: Normal mode
				1: Test mode
<b>20</b>	ADDR [0:0]	I		Address Input. Internal pullup
<b>21</b>	ADDR [1:0]	I		
<b>22</b>	ADDR [2:0]	I		
<b>23</b>	ADDR [3:0]	I		
<b>24</b>	XIN	I	N/A	Oscillator input
<b>25</b>	XOUT	O	N/A	Oscillator output

<b>26</b>	CI	I	N/A	Command Input. Schmitt input.
<b>27</b>	CI_A	I	N/A	Auxiliary Command Input, add diode and pullup
<b>28</b>	RO	O	N/A	Respond Output
<b>29</b>	BI	I	H	Respond Busy Input
<b>30</b>	BI_A	I	H	Auxiliary Respond Busy Input, add diode and pullup
<b>31</b>	RST_N	I	L	Reset signal
<b>32</b>	NRST_A	I	L	Auxiliary Reset signal, add diode and pullup

• The above is the function of each pin of BM1387 chip.

In maintenance, mainly test the ten test points on the front and back of chip (front and back have 5 respectively: CLK, CO, RI, BO, RST); CORE voltage; LDO-1.8V, PLL-0.8V; DC-DC output, and booster voltage 14V.

Test Methods:

① When IO wire is not plugged and only 12V is plugged: DC-DC output is 9V or so, and booster voltage output is about 14V. Among test points, CLK must be 0.9V, RI must be 1.8V, and the voltage of others must be 0V;

② When IO wire is plugged but test key is not pressed, DC-DC and booster voltage have no voltage output; when tool test key is pressed, PIC begins to work. At that moment, DC-DC outputs the voltage set up by PIC tool test program; booster voltage begins to work. Then tool outputs WORK and returns NONC after computing. This moment the normal voltage of each test point should be:

**CLK > 0.9V**

**CO > 1.6-1.8V.** When tool just sends WORK, CO is negative polarity, so DC level will be lowered and the transient voltage is about 1.5V.

**RI > 1.6-1.8V.** In computing, anomaly voltage or low voltage will cause hashboard anomaly or zero hash rate.

**BO > 0V** when there is no computing, and 0.1-0.3V impulse beat in computing.

**RST > 1.8V.** Every time when pressing tool test key, output reset signal again. When any test point status or voltage is abnormal, infer fault point according to the signal flow of test point.

• It can be seen from above list:

**CLK** signal: Pin 24 in, Pin 6 out, when crossing domains, Pin 6 out, via a 100NF capacitor, enters Pin 24 of the next chip.

**TX** signal: Pin 26 or 27 (crossing domain) in, Pin 5 out;

**RX** signal: Pin 4 returns, Pin 28 out;

**BO** Signal: Pin 29 or 30 (crossing domain) in, Pin 2 out;

**RST** Signal: Pin 31 or 32 (crossing domain) in, Pin 1 out.

As shown in below Fig 7: it is able to detect each signal voltage of chip, including CORE voltage, LDO-1.80, LDO-1.8I, PLL-0.8, LDO-2.5I, etc.

**CORE: 0.4V**— generally the chip CORE short circuit of this voltage domain will cause this voltage anomaly.

**LDO-1.8: 1.8V**— LDO-1.80 or LDO-1.8I short circuit or open circuit of this chip will cause this voltage anomaly.

**PLL-0.8: 0.8V**— PLL-08 power supply short circuit or LDO-1.8 anomaly of a chip of this voltage domain will cause this voltage anomaly.

**LDO-2.5I: 2.5V**— LDO-2.5I short circuit or open circuit of this chip will cause this voltage anomaly.




Fig 7. Test Points around Chip and Each Voltage

3 Determine the operation status of hashboard, computing power of chip, temperature sensing, etc. according to the print window information of tool.

**3. IO Mouth: IO is composed of 2X9 pitch 2.0 PHSD 90° in-line double row. The definition of each pin as below Fig 8:**




Fig 8. Each Pin Definition of IO

As shown in above fig:

Pin 1, 2, 9, 10, 13, and 14: GND.

Pin 3 and 4 (SDA, SCL): the I<sup>2</sup>C bus wire of DC-DC PIC, connect control panel to communicate with PIC; through which control panel can read and write PIC data, and thereby control the running state of hashboard.

Pin 5 (PLUG0): identification signal of hashboard, this signal raises 10K resistance to 3.3V by hashboard, so this pin is high level (because 3.3V voltage is powered by pin 16 of control panel) when IO signal is plugged.

Pin 6, 7 and 8 (A2, A1, A0): PIC address signal.

Pin 11 and 12 (TXD, RXD): hash rate channel of hashboard, and changes into TX (CO), RX (RI) signals through resistive voltage division; the electrical level of all IO mouth pin ends is 3.3V, and changes into 1.8V through resistive voltage division.

Pin 15 (RST): reset signal 3.3V end, and changes into 1.8V RST reset signal through resistive voltage division.

Pin 16 (D3V3): hashboard 3.3V power supply, this 3.3V is powered by control panel, and mainly supplies working voltage to PIC.

Below Fig 9 and Fig 10 show the voltage and distribution of each pin of IO before and after voltage division.




Fig 9. Each Division Voltage of IO Signal of S9






Fig 10. Each Division Voltage of IO Signal in 1.9 Version

#### 4. The Power Supply Circuits of the Last 5 Voltage Domains

##### ① 14V Booster Circuit:

The responsibility is to boost DC-DC (8.3 - 9.2V) to 14V, and the principle is to boost 9V to 14V through U110 RT8537 switching power supply, the switching signal produced by U110 becomes inductive energy storage via L1, and then becomes boost rectifying diode via D100 to charge and discharge C954, and thereby get the 14V of C954 positive electrode. See Fig 11 and Fig 12:

② the power supply of the last five voltage domains without 14V boosted circuits are from 12V input power source.

The power supply of the last five voltage domains without 14V boosted circuits are from 12V input power source.




Fig 11. 14V Boost Schematic Diagram




Fig 12. 14V Boost PCB

Note: the voltage anomaly of booster circuit often causes the LDO damage of the last 5 voltage domains of hashboard, and also causes chip damage easily. And the anomaly of boost voltage is often caused by the oxidation of U110, R812 and R811.

**5. DC-PIC: Composed of PIC16(L)F1704. See Fig 13 and Fig 14:**

The device stores the frequency information and voltage value of the chip of hashboard, through which we can control the DC-DC output voltage of hashboard.




Fig 13. PIC Schematic Diagram






Fig 14. PIC Circuit

When PIC works, it needs to control and send a heartbeat signal every minute. Without heartbeat information, PIC will be closed after one minute. PIC pin 1 is VDD 3.3V, pin 14 is GND, pin 9 and 10 are I<sup>2</sup>C bus wire that connects IO mouth to control panel, pin 5, 6 and 7 are PIC addresses; pin 4 is PIC 3.3V; pin 8 is the FB output of PIC, and controls DC-DC voltage; pin 11 is EN signal that PIC outputs, and controls DC-DC operational status.

**6. DC-DC Circuit: Composed of LM27402SQ and CMOS tube TPHR9003NL. See below Fig 15 and Fig 16:**



S9 V1.9 Version



S9 4.2 Version




Fig 15. DC-DC Schematic Diagram




Fig 16. DC-DC Circuit

This figure takes version S9 V1.9 for example

LM27402SQ voltage regulator produces PWM switching signal to drive upper and lower bridges (two pairs of CMOS), and stores energy via L2 inductance, and then filters via C19 and C20.

LM27402SQ main function pins:

Pin 7: 12V power supply,

Pin 9 and 17: GND

Pin 2: FB feedback, connect PIC, and the voltage is decided by Pin 8 of PIC.

Pin 10: VDD

Pin 13: bootstrap capacitor 10V+

Pin 16: impulse

Pin 12: switching signal

Pin 11: lower bridge drive

Pin 14: upper bridge drive

When the voltage of DC-DC is abnormal, firstly check the consistency of PIC voltage value and DC-DC output voltage via tool print information; if they are inconsistent, replace the low capacitance around LM27402SQ;

If DC-DC has no output, check whether the EN voltage of R13 and R14 is about 1V, R11 voltage is 12V, PIC is in normal operation, and whether PIC can receive I<sup>2</sup>C signal of control panel normally.

The standard of DC-DC output voltage:

14T hashboard: 8.3V-8.6V

13.5T hashboard: 8.4V-8.7V

13T hashboard: 8.4V-8.9V

12.5T hashboard: 8.5V-9.1V

Under 12T hashboard: 8.6-9.2V

Out of these scopes, check DC-DC circuit.

7. 25M CLK: Composed of Y 25MHZ passive crystal oscillator and 12pF: See Fig 17 and Fig 18. d





Fig 17. 25M CLK Circuit



Normally, the voltage of R70 two ends is about 1V

Fig 18. 25M CLK Schematic

### 8. 1.8V-LDO: Composed of 1.8VLDO SPX5205M5\_L\_1\_8.

See below Fig 19 and Fig 20:

SPX5205M5, Pin 1 and 3 in, Pin 5 1.8V out;

Note: the LDO power supply of S9 hashboard has two types. The first type is that every voltage domain of hashboard has an external LDO SPX5205M5, responsible for the LOD of the 3 chips of each voltage domain; the other type is that only the last 5 voltage domains have external LDO, and other voltages are powered by chip built-in LDO; all BM1387 chips have built-in LDO power supply circuit, BM1387 pin 14 (LDO-25I) in, pin 12(LDO-18O) out, and each chip has independent LDO without mutual interference. The LDO-25I power supply of the last 5 voltage domains with 14V booster circuit are from 14V booster circuit, and the power supply of the last five voltage domain without 14V booster circuit are from 12V input power source; and the LDO-25I of other voltage domains are from chip itself.

PLL-08 voltage is from LOD-1.8 via voltage division of two resistances.

2.5V




Fig 19. 1.8V Voltage Stabilizing Circuit




Fig 20. 1.8V Voltage Stabilizing Circuit

**9. Temperature sensor circuit: two temperature sensors, one is TEMP (PCB), consisting of sensor IC; the other is TEMP (CHIP), composing of chip build-in temperature sensor group (BM1387 pin 15 and pin 16). The two temperature sensors collect parameter, and return to FPGA of control panel from RI via BM1387 pin 17 and pin 18. The principle is as Fig 21: The normal temperature range of the chip of S9 Miner Temp (Chip2) is 65-125 degrees Celsius, and the max running temperature of miner chip is degrees Celsius. When exceeding the range, red light blinks and gives an alarm, and machine halts for protection.**




Fig 21. Temperature Sensor Schematic Diagram

The chips that S9 V1.9 version temperature sensor I<sup>2</sup>C bus wire (TEMP\_SDA, TEMP\_SCL) connect are: No. 62(U66), 46(U50), 25(U29) and 2(U10) chips

## IV. Preparation before Maintenance

### 1. The Application Method of Multimeter:

※ Unless otherwise stated, the tested results of voltages and resistances involved in this document are all subject to the results tested by the multimeter of FLUKE 15B+ model (great error exists among different brands and models)

### ① The Gear Selection and Measuring Method of Voltage Measurement



① Gear Selection

② Measuring Voltage

I. This machine is powered by external power supply, so this machine only has DC power supply, and thereby select DC voltage gear of multimeter.

II. Red probe grounding and black probe grounding need no distinction for digital multimeter. When the probes are connected reverse, “-” appears. However, note that hashboard has 21 voltage domains in total, and each voltage difference between the domains is 0.4V. Therefore, probe should connect the ground of the voltage needing to measure.

### ② The Measuring Method of Resistance



1. Firstly, switch the multimeter to resistance gear, and then press yellow button to shift gear, until the screen displays the diode icon, which means multimeter has tuned to diode gear.

2. Measure resistance. The resistances measured via diode involved in this course all refer to reverse resistance, that is, the resistance tested by black probe when red probe is grounded. In other words, keep red probe grounding, black probe measures the place in need of measurement.


## 2. The Application Method of Heat Gun and the Assembly and Disassembly Techniques of Chip

※QUICK990AD soldering station with temperature display is recommended



I. The Application Method of Heat Gun: firstly, switch on and adjust to proper temperature, **heat gun with temperature display is recommended to buy**, about 360°C in general, depending on the specific environmental temperature, and then adjust to proper wind force. Switch off the power when not in use for a long time. **This product will produce high temperature, beware burn!** When switching off, heat gun will not immediately power off before temperature drops to a certain degree, please be patient.

### II. The Assembly and Disassembly Techniques of Chip




**Disassemble the cooling fin on the back, heat the cooling fin on the back until the temperature is high enough to melt tin, and then use tweezers to remove it. In assembly, heat outside first until the temperature is high enough to melt tin, place the cooling fin on the pad and press.**

With regard to the cooling fin on the front, blow while tilt the cooling fin. After the cooling fin is removed, take advantage of heat and use scraper to clean the heat-conducting glue (black) on the side adhere to chip thoroughly. Then slightly heat the surface of chip and use scraper to clean up the black glue on it. Put aside the chip when quality is unknown, and the poor ones should be classified according to fault classification.

In the assemble of cooling fin on the front side, put black glue on chip, outside heat cooling fin until the temperature is high enough, and then quickly put the cooling fin on chip and press after adjusting the direction properly, wait the solidification of the black glue.


## 3. The Identification of Chip Direction



It is Pin 1 of the chip where there is round spot on pad

It is Pin 1 of the chip where there is round spot

The above identification method is applicable to all chips



4. Replace a chip and let it cool, then measure the 10 test points on the two sides of the chip, to see whether their resistances are normal. Have power-on test when all resistances are normal. Otherwise, reweld the chip until resistances under measurement are normal.


When resistances are abnormal, power on is very likely to burn the chip due to pin is not justified, solder bridge, false welding, etc., and cause the damage of new chip before starting work

## 5. The Basic Knowledge of Electronic Components

Electronic component: refers to the finished product whose molecular components have not been changed during production and processing in factory, such as resistor, capacitor and inductance. Because it does not produce electron itself and has no effect on voltage and current, it is also called passive device.

Electronic device: refers to the finished product whose molecular structure has been changed during the production and processing in factory, such as transistor, electron tube and integrated circuit. Because it can produce electron itself and has effect on voltage and current (amplification, on-off, rectification, detection, oscillation, modulation, etc.), it also called active device.

**1 Resistance (R):** the inhibition of conductor to current is usually known as resistance. Letter R is always used to represent resistance. The unit of Resistance is ohm, and the symbol is  $\Omega$ . Kioohm ( $k\Omega$ ) and megaohm ( $M\Omega$ ) are also units commonly used.



The symbol of resistance in circuit



Color Ring (DIP) Resistor



Chip Resistor

The numerical reading of color ring resistor: in 4-color ring resistor, the first and second are numerical number, the third is the multiple of  $10^n$ , the forth is error; 5-color ring resistor: from the first to the third are numerical number, the fourth is the multiple of  $10^n$ , and the fifth is error

The numerical numbers that the colors of color ring resistor represent: brown 1, red 2, orange 3, yellow 4, green 5, blue 6, purple 7, grey 8, white 9, black 0, golden  $10^{-1}$ , silvery  $10^{-2}$ , error: golden  $\pm 5\%$ , silvery  $\pm 10\%$ , achromatic  $\pm 20\%$ , brown  $\pm 1\%$


According to above method, the computing method of the color ring resistor of above Fig can be known: brown=1 black=0 brown=1 golden= $\pm 5\%$ , resistance of this resistor is: 1 (the first reading number) 0 (the second reading number)  $\times 10^1$  (the third reading number)  $\pm 5\%$  (the fourth reading number) =  $100\Omega \pm 5\%$

The golden and silvery that are in the third place of 4-color ring resistor and the fourth place of 5-color ring resistor, represent their multiple; are in the last ring, represent their error

The resistance of chip resistor can be computed according to above numerical number

**2 Capacitance (C):** Capacitor is a kind of energy storing element, composing of two conductors which are insulated and close to each other, and a layer of non-conducting insulating media. The two conductors become the two poles of capacitor and are drew forth by conducting wire respectively. They are used for tuning, oscillation, separation, wave filtering, interconnection, bypass, etc. Capacitance is one of the most commonly used and most basic electronic components.

Capacitance use C to represent, its unit is F(farad), and common units include  $\mu F$ (microfarad), pF(picofarad), etc. Conversion of units:  $1F=10^6\mu F=10^{12}pF$



The symbols of capacitance in circuit

Non-polar Capacitor

Electrolytic Capacitor

Variable Capacitor

The capacity of capacitance: for DIP Capacitor, the capacity is always marked on the surface in numerical form; for Multiplayer Ceramic Chip Capacitors, the capacity is marked on material plate and the material itself has no mark. Please require BOM table or circuit schematic diagram if needed.

**3 Diode (D):** Characteristics: unilateral conductivity (current can only flow from positive pole to negative pole)  
Functions: rectification, on-off (general purpose diode), etc.




The symbols of diode in circuit

General Purpose Diode

General Purpose Diode

Voltage Regulation Diode

Voltage Regulation Diode



Light Emitting Diode






Photo Diode




Varactor Diode

**4 Triode (Q):** The functions of triode: on-off, amplification

Two Main Types of Triode: NPN and PNP




**5 Inductance (L):** magnetic induction is formed when current passes through coil, and then magnetic induction produces induced current to resist the current that passes through coil. We call this kind of interaction between current and coil inductive reactance of electricity, that is, inductance. The unit is "Henry" (H). This property also can be used to make inductors. Inductor is generally composed of framework, winding, screening can, packaging material (packaging material adopts plastic, epoxide resin, etc.), magnetic core, iron core, etc.




## 6. Hashboard Tester T Card Making

**I. T Card Capacity Recovery:** This step is only for the T card that has already used or is in need of reburning in model replacement. **New card skips over this step.** Open USBOT1.7, right-click the mouse and choose **run as Administrator**. USBOT1.7 download






1 Run as Administrator




2 Choose Yes



3 Confirm




Enter USBoot1.7, it can be seen that the capacity of 4G TF card is 3.7G



4 Note: Be sure not to choose the wrong. The one with large capacity above is the hard disk of computer. If you choose wrong, hard disk data will be cleared!

5 Reset parameter with 0




4G TF card only displays 1.46G in computer



6 Start



7 Confirm



8 Yes






After completing above 8 steps, just wait. If prompts like "unable to write" appear, please check the 1st step to see whether it is operated correctly



After resetting is complete, plug the card reader again and reformat the disk

9 Format diskette



II. Burn-in test program to TF card






Find the location of IMG format burning file.

Everyone stores the file in different place, so find it in your own computer.

USB Drive Letter is automatic detection  
Do not need to choose




Pop up clerk box, and choose YES



The burn completion needs about 3-10 minutes.  
Writing speed depends on the writing speed of video.  
With high speed of about 30M/S, it needs about 3 minutes

After burn completion, click OK, and close burning software.




Find S9 configuration file, replace that of TF card, and then unplug TF card from computer



## 7. Single Board Test

- I. Insert the TF card with burned test program to the TF card slot of hashboard tester
- II. Transfer USB to TTL adapter board via drop-out line and weld to hashboard tester. The specific connection methods see below figure.



- III. Install the drive to transfer USB to TTL in computer, and then transfer USB to TTL adapter board and insert to computer USB interface. PL2303 drive download CP 2102 drive download, open Hyper Terminal directory.

- V. Run Hyper Terminal and ensure your computer has installed .net framework 3.5. If .net framework 3.5 has not been installed, Window 10 will promote you to download and install.

Hyper Terminal

名称	修改日期	类型	大小
Hyper Terminal	2012/6/18 9:47	应用程序	117 KB
Interop.IWshRuntimeLibrary.dll	2012/6/8 10:20	应用程序扩展	48 KB

② The appearance of this interface demonstrates that the software has been opened

③ If this interface is not appeared, the installation of .net framework 3.5 will be prompted. Window 7 generally has installed. Window 10 has default installation of 4.7.2 version and will prompt you to download and install.

④ Click "+"

⑤ Automatic port identification, and no need to change.

⑥ Click "Open"


⑦ The display of "COM3 Opened" demonstrates successful connection

COM COLSED Received: 0 Bytes Send: 0 Bytes 2018/8/15 15:30:56

COM COLSED Received: 0 Bytes Send: 0 Bytes 2018/8/15 15:31:10

COM3 OPENED 115200bps, DataBits:8 StopBits:One Parity:None Received: 0 Bytes Send: 0 Bytes 2018/8/15 15:31:37

- VI. Power on the hashboard tester and wait, until hashboard tester screen appears test program information; connect the IO mouth drop-out line of hashboard and power cord, and then press test key to test.



## V. Fault Maintenance

### ● (I) Troubleshooting of Single Board:

```

-----
Command mode is VIL
require nonce number:114      114 hash rate
asic[00]=114  asic[01]=114  asic[02]=114  asic[03]=114  asic[04]=114  asic[05]=114  asic[06]=114  asic[07]=114
asic[08]=114  asic[09]=114  asic[10]=114  asic[11]=114  asic[12]=114  asic[13]=114  asic[14]=114  asic[15]=114
asic[16]=114  asic[17]=114  asic[18]=114  asic[19]=114  asic[20]=114  asic[21]=114  asic[22]=114  asic[23]=114
asic[24]=114  asic[25]=114  asic[26]=114  asic[27]=114  asic[28]=114  asic[29]=114  asic[30]=114  asic[31]=114
asic[32]=114  asic[33]=114  asic[34]=114  asic[35]=114  asic[36]=114  asic[37]=114  asic[38]=114  asic[39]=114
asic[40]=114  asic[41]=114  asic[42]=114  asic[43]=114  asic[44]=114  asic[45]=114  asic[46]=114  asic[47]=114
asic[48]=114  asic[49]=114  asic[50]=114  asic[51]=114  asic[52]=114  asic[53]=114  asic[54]=114  asic[55]=114
asic[56]=114  asic[57]=114  asic[58]=114  asic[59]=114  asic[60]=114  asic[61]=114  asic[62]=114
  
```

Below ASIC's core didn't receive all the nonce, they should receive 1 nonce each!

```

-----
temperature1 = 68
total valid nonce number:7182
total send work number:7182
require valid nonce number:7182
test pattern result = 0x00000003
test pattern valid_nonce_num = 7182
To do the real test
  
```

Begin send pattern again  
Wed May 18 18:36:36 UTC 2016

to stop receive

```

-----
Command mode is VIL
require nonce number:912      912 hash rate
asic[00]=912  asic[01]=912  asic[02]=912  asic[03]=912  asic[04]=912  asic[05]=912  asic[06]=912  asic[07]=912
asic[08]=912  asic[09]=912  asic[10]=912  asic[11]=912  asic[12]=912  asic[13]=912  asic[14]=912  asic[15]=912
asic[16]=912  asic[17]=912  asic[18]=912  asic[19]=912  asic[20]=912  asic[21]=912  asic[22]=912  asic[23]=912
asic[24]=912  asic[25]=912  asic[26]=912  asic[27]=912  asic[28]=912  asic[29]=912  asic[30]=912  asic[31]=912
asic[32]=912  asic[33]=912  asic[34]=912  asic[35]=912  asic[36]=912  asic[37]=912  asic[38]=912  asic[39]=912
asic[40]=912  asic[41]=912  asic[42]=912  asic[43]=912  asic[44]=912  asic[45]=912  asic[46]=912  asic[47]=912
asic[48]=912  asic[49]=912  asic[50]=912  asic[51]=912  asic[52]=912  asic[53]=912  asic[54]=912  asic[55]=912
asic[56]=912  asic[57]=912  asic[58]=912  asic[59]=912  asic[60]=912  asic[61]=912  asic[62]=912
  
```

Below ASIC's core didn't receive all the nonce, they should receive 8 nonce each!

```

-----
temperature1 = 82 Temperature
total valid nonce number:57456 Practical hash rate
total send work number:57456 Theoretical hash rate
require valid nonce number:57456 Standard hash rate
result = 0x00000003
crc_error_cnt = 0x00000000
  
```

----- test result -----

Level: 1

Sensor OK Temperature sensor

Temperature OK Temperature

pattern\_test\_time = 0

Pattern OK Hash rate

----- test result end -----

test done time  
Wed May 18 18:37:07 UTC 2016

```

--- disable_pic_dac
--- init_fpga
  
```

Test results of normal single board

Common Faults in Single Board Test:

## 1. The Missing of Chip and the Report of Numerical Number

```
singleBoardTest_S9_BM1387_63: AsicType = 1387
singleBoardTest_S9_BM1387_63: asicNum = 64
singleBoardTest_S9_BM1387_63: real AsicNum = 63

--- check asic number
check_asic_reg: check chain J4
check_asic_reg: no asic address register come back for 1 time.
check_asic_reg: no asic address register come back for 2 time.
check_asic_reg: no asic address register come back for 3 time.
check_asic_reg: chain J4 has 8 ASIC
check chain: asicNum = 8

--- no hash board!!! ---
asic num=8, config asic_num=63 The number of chips is 8, and number of configuration chips is 63
-----
```

The complete machine configures 63 chips, but only 8 chips have been detected in single board test.

Under this circumstance, first test whether CO voltage is normal. The fastest way is short circuit to the CO ground of chip 8, press test key and begin to test. If it still reports 8, continue short circuit to the CO ground of chip 9. If it still reports when short circuit to chip 9, this means chip 9 works abnormally. Measure the voltages and resistances of chip 7, 8 and 9, and find abnormal chip to replace (in most cases, report 8 is caused by the anomaly of chip 9). If report 7 when short circuit to 8, this indicates the anomaly of previous chip, maintain in the same way.

## 2. The Missing of Chip and the Report of 0

```
--- set command mode
get_dhash_acc_control: DHASH_ACC_CONTROL is 0x20
set_dhash_acc_control: set DHASH_ACC_CONTROL is 0x8100
get_dhash_acc_control: DHASH_ACC_CONTROL is 0x8100
set command mode to VIL

singleBoardTest_S9_BM1387_63: AsicType = 1387
singleBoardTest_S9_BM1387_63: asicNum = 64
singleBoardTest_S9_BM1387_63: real AsicNum = 63

--- check asic number
check_asic_reg: check chain J4
check_asic_reg: no asic address register come back for 1 time.
check_asic_reg: no asic address register come back for 2 time.
check_asic_reg: no asic address register come back for 3 time.
check_asic_reg: chain J4 has 0 ASIC
check chain: asicNum = 0

--- no hash board!!! ---
asic num=0, config asic_num=63 The number of chips is 0, and number of configuration chips is 63
-----
```



□

The situation of reporting 0 is caused by the anomaly of RX signal, and there are three common situations

- ① All of the 5 test points of 63 chips have no voltage or only the last 5 voltage domains have voltage. This situation is caused by that power supply works abnormally (directly measure whether there is about 8.4V voltage between the cooling fins on the back of the first and the last voltage domains.). Test whether the first and last pin of U1 are short circuit, whether 4 MOS tubes are short circuit, and then replace it in the event of short circuit. If there is no short circuit, exchange with PIC chip on good board. The rise of voltage means the missing of PIC software, burn original PIC software, and burning method sees PIC burning instruction.
- ② If voltages of all of the 5 test points of 63 chips are normal, test whether the voltage of each pin of Q86 of 1.9 version or U88 of 4.2 version is normal. If any problem is detected, use the material of good board to replace. If ok, mean that exactly this component has problem; if not ok, replace No. 1 computing chip
- ③ The RO voltage anomaly of some chips is the most common situation. RO signal transmits from back to front, replace the chip after the place where RO voltage is abnormal.

## 3. Unable to Detect Temperature

```

gGlobalHighestTemp is 0
read_asic_temperature_TMP412_TMP431: do not read out ASIC 62 Hash Board & ASIC temperature

gGlobalHighestTemp is 0
read_asic_temperature_TMP412_TMP431: do not read out ASIC 62 Hash Board & ASIC temperature


gGlobalHighestTemp is 0
read_asic_temperature_TMP412_TMP431: do not read out ASIC 62 Hash Board & ASIC temperature

gGlobalHighestTemp is 0
read_asic_temperature_TMP412_TMP431: do not read out ASIC 62 Hash Board & ASIC temperature

gGlobalHighestTemp is 0
read_asic_temperature_TMP412_TMP431: do not read out ASIC 62 Hash Board & ASIC temperature

gGlobalHighestTemp is 0
read_asic_temperature_TMP412_TMP431: do not read out ASIC 62 Hash Board & ASIC temperature

gGlobalHighestTemp is 0
read_asic_temperature_TMP412_TMP431: do not read out ASIC 62 Hash Board & ASIC temperature
    
```



In this situation, firstly check the model of the temperature sensor IC beside chip 62 as above Fig, to ensure the consistency of the temperature configuration file in hashboard tester TF card and the temperature sensor IC model of tested board. If they are inconsistent, replace temperature configuration file and use tester to have a power-on test again. If the temperature configuration file is correct, replace chip 62 (if the replacement of chip 62 of 1.9 version is noneffective, take the computing chip 46, 25 and 2 on I<sup>2</sup> bus wire into account)

#### S9 common temperature configuration file

The hashboard of dual temperature sensor has only 1 configuration file below 3.9 version.

The temperature sensors of TMP451, TMP461, TMP421, TMP431 and ECT218 use the same configuration file, and the external appearance is QFN package square IC.

The two temperature sensors of DRU1 and 411B use the same configuration profile, and the appearance sees above Fig.

411C uses a separate configuration file, and the appearance is the same as that of DRU1

Distinguish model according to the words on IC surface: TMP451, TMP461, TMP421, TMP431 and ECT218 are usually in U89, and DRU1, 411B and 411C are usually in U91

#### 4. Low Hashing

```

Command mode is VIL
require nonce number:912
asic[00]=907   asic[01]=905   asic[02]=905   asic[03]=912   asic[04]=910   asic[05]=908   asic[06]=908   asic[07]=906
asic[08]=909   asic[09]=909   asic[10]=907   asic[11]=911   asic[12]=909   asic[13]=909   asic[14]=910   asic[15]=909
asic[16]=907   asic[17]=910   asic[18]=908   asic[19]=887   asic[20]=907   asic[21]=909   asic[22]=907   asic[23]=910
asic[24]=908   asic[25]=907   asic[26]=908   asic[27]=910   asic[28]=912   asic[29]=906   asic[30]=903   asic[31]=908
asic[32]=908   asic[33]=908   asic[34]=908   asic[35]=908   asic[36]=907   asic[37]=910   asic[38]=911   asic[39]=908
asic[40]=910   asic[41]=908   asic[42]=906   asic[43]=910   asic[44]=907   asic[45]=908   asic[46]=909   asic[47]=905
asic[48]=903   asic[49]=908   asic[50]=909   asic[51]=906   asic[52]=909   asic[53]=910   asic[54]=907   asic[55]=910
asic[56]=908   asic[57]=912   asic[58]=905   asic[59]=908   asic[60]=907   asic[61]=907   asic[62]=910
    
```

Below ASIC's core didn't receive all the nonce, they should receive 8 nonce each!

```

asic[00]=907   The 912 hash rate of chip 00 is actually only 907
core[076]=03
    
```

```

asic[01]=905
core[031]=01
    
```

```

asic[02]=905
core[002]=01
    
```

```

asic[04]=910
core[065]=06
    
```

114 and 912 hash rate: all that are unable to reach standard hash rate will display chip number and the actual hash rate below, and the gap should not be far. In the situation that several chips of low hashing appear, replace the chip with the lowest hash rate, and then test again. If there is still chip with very low hash rate, replace this chip with lowest hash rate and then test again.


5. When single board test of 4.21 version and above is OK, all the hash rate will be 0 in complete machine test



Add an IUF 0603 capacitor between pin 1 and pin 2 of O2 on the back of IO Mouth


## (II) The Upgrade of Control Panel T Card

### 1. Upgrade Card Making



① Find a blank TF card (it must be a blank card; if card has content, format firstly; if capacity is abnormal, restore the capacity and then format).

② Find the location of the download upgrade file in computer and decompress it.



③ The file after decompression

④ Copy all the decompression file to TF card

### 2. Upgrade



The state before upgrade and after upgrade in need of recovery




In the process of upgrade

- ① Firstly check whether the IC beside TF card slot has material. If empty, find material handler and repair welding after receiving material.
- ② Jump the jumper cap on the edge to the side of card slot (JP4)
- ③ Insert TF card with upgrade software
- ④ Power on
- ⑤ Wait for upgrade. When the upgrade is successful, red light and green light begin to flash incessantly. The process needs about 1 minute, and too short time indicates abnormal upgrade
- ⑥ Power off
- ⑦ Unplug TF card
- ⑧ Jump the jumper cap to home position, complete the upgrade

The hash rate of the machine that TF card has swiped will decline due to underclocking, so online upgrade is a must to restore original hash rate

### (III). Troubleshooting of Complete Machine

A: service hours      B: hash rate of miner      C: the status of mining pool, alive means connecting      D: error rate: not more than 0.03% normally  
 E: the serial number of hashboard      F: the number of chips      G: running frequency      H: hash rate of single hashboard  
 I: the temperature of hashboard      J: the temperature of chip      K: the status of chip (appear X or - means anomaly)  
 L: the rotating speed of two fans  
 HW: the number of hardware errors, this needs no attention. Only see the error rate of D. Pay attention to error rate rather than specific data



Miner Status																
Summary																
Elapsed	GH/S(RT)		GH/S(avg)	FoundBlocks	LocalWork	Utility	WU	BestShare								
1d8h4m56s	13,884.67		13,772.04	0	5,853,758	5.87	190,604.14	2405161717								
Pools																
Pool	URL	User	Status	Diff	GetWorks	Priority	Accepted	Diff1#	DiffA#	DiffR#	DiffS#	Rejected	Discarded	Stale	LSDiff	LSTime
0	stratum+tcp://solo.antpool.com:3333	sherry	Alive	32.8K	2,350	0	11,286	0	366,631,936	262,144	0	8	59,689	13	32,768	0:00:29
1	stratum+tcp://stratum.antpool.com:3333	sherry	Alive	1.02K	5	1	6	0	6,144	0	0	0	0	0	1,024	32:04:55
2	stratum+tcp://stratum.f2pool.com:3333	sherry	Alive	1.02K	2	2	0	0	0	0	0	0	0	0	0	Never
total					2,357		11,292	0	366,638,080	262,144	0	8	59,689	13		
HW	1667											0.0005%				
AntMiner																
Chain#	ASIC#	frequency	GH/S(RT)	HW	Temp(PCB)	Temp(Chip)	ASIC status									
1	63	650	4613.38	646	53	86	00000000 00000000									
2	63	650	4621.35	484	59	91										
4	63	650	4649.94	536	55	84										
Fan																
Fan#	Fan1	Fan2	Fan3	Fan4	Fan5	Fan6	Fan7	Fan8								
Speed (r/min)	4,200	5,760	0	0	0	0	0	0								

The interface of background web page

1. Log in monitoring interface (WEB). This type of malfunction is mainly caused by the fault of hashboard, and seldom is caused by operation environment, fan, external network, firmware, etc.

The following is the solutions to all kinds of common phenomena:

- 1) No configuration information on hash rate interface. See below Fig 22:






Fig 22. The Screenshot of No Configuration Information

Solution:

- Firstly check the indicator light of miner. If the red status light of miner blinks, the miner is in abnormal status. Check the network of miner. Plug the network cable of miner to computer, PIN the pool of miner, to see whether can get through.
- If indicator light is in normal status, it is most likely that all of the 3 hashboards of miner have problem, such as the rewritten of miner's PIC voltage.
- With regard to the damage of miner's firmware, upgrade the firmware to the latest version through upgrade interface.

2) No GH/S(RT) hash rate, red light blinks. See below Fig 23:




Fig 23. No Hash Rate


In above phenomenon, miner has operated for 7 days, and GH/S (AVG) has not dropped too much. This indicates the miner has not gone wrong before long. The speed of dual fan is very low and the TEMP (CHIP) of No. 8 board is very low. It is thus clear that the board fell out shortly before, so reboot miner will be OK. This phenomenon closely connects miner's operation environment, especially environmental temperature; for instance, in northern winter, this is very probable to happen in sudden cooling.

In addition, check the network between miner and pool. Unstable external network will also cause this situation.

If reboot cannot make it return to normal, use test tool to give single board test to miner's three hashboards, to check whether hashboard is normal.


Besides, update firmware to the latest version.

3) Line drops, board lacks, or chip drops. See below Fig 24, Fig 25, Fig 26:



The screenshot shows the TMINER Miner Status page. The 'Summary' table lists: Elapsed: 1d1h26m1s, GH/S(RT): 5,361.679, GH/S(avg): 2,189.48, FoundBlocks: 0, LocalWork: 780,338, Utility: 6.53, WU: 30,395.78, BestShare: 142093530. The 'Pools' table lists three active pools. The 'AntMiner' section shows a table of ASICs with Chain# 6, 7, and 8, and a Total of 160. The ASIC status for Chain 7 shows a '0' in the Temp(Chip) column, which is circled in red. The 'Fan#' section shows speeds for Fan1 through Fan8.

Fig 24. The Chip of Hashboard Drops



The screenshot shows the TMINER Miner Status page. The 'Summary' table lists: Elapsed: 12m33s, GH/S(RT): 7,865.712, GH/S(avg): 7,876.84, FoundBlocks: 0, LocalWork: 21,822, Utility: 2.23, WU: 146,309.44, BestShare: 7111637. The 'Pools' table lists three active pools. The 'AntMiner' section shows a table of ASICs with Chain# 7 and 8, and a Total of 73. The ASIC status for Chain 7 shows a '0' in the Temp(Chip) column, which is circled in red. The 'Fan#' section shows speeds for Fan1 through Fan8.

Fig 25. Miner Losses One Hashboard




Fig 26. Miner Losses Panel or Chip Appears X

Above phenomena are all caused by the fault of miner's hashboard. No. 8 hashboard in Fig 24 only finds 34 chips, so use tool to give single board test to No. 8 board, to find fault cause. Fig 25 cannot find No. 6 board, check the correspondence IO drop-out line, to see whether the power cord is connected well. If there is no problem, use tool to give single board test to No. 6 board; Fig 26 cannot find No. 1 board and No. 2 board has only 19 chips and cannot work, check No. 1 IO and power supply plug wire, and use tool to give single board test to No. 1 and No. 2 boards.

4) No GH/S(RT) hash rate, GH/S(AVG) hash rate drops, chip appears XX, and red light blinks. See Fig 27:




Fig 27. All Chips Appear XX

The above phenomenon is that GH/S(RT) is 0, GH/S(AVG) hash rate drops, all chips appear XX, and red light blinks. This phenomenon is often caused by the operation anomaly of control panel due to that miner is disturbed. Please check the earthing of miner's shelf, socket, 220V power cord, AC-DC power supply, and the static electricity of environment.

If there is no static electricity problem and has proper earthing, upgrade latest firmware and use tool to give single board test to hashboard.

5) No GH/S(RT), no GH/S(AVG), and red light blinks. See Fig 28




Fig 28. Only One Fan is Detected

In this phenomenon, there is not even temperature. As shown in above Fig, only one fan is detected. The reason is that miner only detects one fan and starts protection. Check the plug wires of the two fans or find a normal fan for replacement.

6) Has GH/S(RT), GH/S(AVG) is low, and all chips appear X. See Fig 29:




Fig 29. GH/S(avg) Low Hasing and All Chips Appear X

In four hours of operation, HW reaches as much as 150,000. Under this phenomenon, use test tool to test every hashboard firstly. If there is no problem with hashboard, retain the configuration and upgrade to the latest firmware.

7) GH/S(RT) is extra high. See Fig 30:






Fig 32. C5 Control Panel




Fig 33. XILINX Control Panel

In the maintenance and repair of complete machine, the overall structure of control panel cannot be seen clearly. We can recognize them from appearances: for instance, the net light of C5 control panel is downward, as shown in below Fig 34; and the net light of XILINX control panel is upward, as shown in below Fig 35.



Fig 34. C5 Control Panel Appearance




Fig 35. XILINX Control Panel Appearance

Factory reset of C5 control panel: long press “RESET” key for more than 5 seconds after miner works; when the red light is on, reset miner successfully. Factory reset of XILINX control panel: In off mode, long press “IP Report” for more than 5 seconds and then let go, to complete factory reset. If factory reset has no effect, enter control panel maintenance process.

## VI. Maintenance Process:

### ● Sample:



1. Regular Check: Firstly, observe the target board to find cooling fin displacement, deformation or burn? Such issues take priority, displacement can be solved by taking it off, wash off the glue and re-glue it after the maintenance. Secondly, if there is no problem, then check impedance of each and every voltage domain to see if there is short/open circuit, which then takes priority. Thirdly, check if every domain reaches 0.4V and voltage different no greater than 0.05. Voltage too high or too low suggests anomalies in the neighboring domains. Check the causes.

2. After regular check (in which short circuit check is a must, in case of burning chips or other fittings when power is on), check the chip with hashboard tester, judge and pinpoint based on such result.

3. Based on hashboard tester results, check the voltages of test points (CLK IN OUT/TX IN OUT/RX IN OUT/B IN OUT/RST IN OUT), and VDD VDD0V8 VDD1V8 VDD2V5 from the malfunctioning chip.

4. Signal flows, apart from RX (No.63 to No.1), are sequential (CLK CO BO RST) from No.1 to No.63. So, the anomaly can be identified with power sequence.

5. When pinpointing the malfunctioning chip, re-solder the chip: add scaling powder around the chip, heat the chip pin to dissolved state, move and press the chip lightly; have the chip pins and soldering pans re-grinded, finish. Note that if re-soldering does not help, the chip should be changed directly.

6. Run at least twice with hashboard tester on fixed hashboard. Test timing: first time should be after changing fittings, with cooled board. The second time should be in a few minutes with fully-cooled board. The gap between two tests will not affect working. Put aside the repaired board and continue with another one, come back to the first one with the fixed second one.

7. Log the malfunction type after maintenance, esp. the model, location and reason. This will further improve the feedback to production, CS and R&D.

8. Conduct formal burn-in after logging.

## VII. ●Malfunction Types:

Typical malfunctions of S9:

**1. Missing cooling fin or cooling fin displacement/deformation:** No cooling fin displacement or touch on the **PCB** (back side of the board) before power-on, esp. fins in different voltages. Fins of different voltage domains touching will result in possible short circuits. Make sure all fins are in good condition of heat-transitioning and fixed tight.

Before replacing or re-implanting fins, clean the residue on the fin and the board first. Residue can be handled with anhydrous alcohol.

**2. Imbalanced impedance among multiple voltage domains:** When the impedance of certain domains is deviated from the norm, the anomaly domains could comprise open/short circuits. It is most likely that the chips are the cause. But there are 3 chips in each voltage domain; the problem could be with only one of them. Check and compare the earth impedance of each test point on chips to find the anomaly point and thus locating the problem chip.

Short Circuit: remove the cooling fin from the chips in the same voltage domain and observe chip pin to spot bridging issue.

If you cannot find short circuit point by observing, find it by resistivity method or interception method.

**3. Imbalanced voltage among domains:**

Voltage too high or too low suggests **IO** signal malfunction in the anomaly domain or the neighboring domain. This cause the next domain to show abnormal status and then voltage imbalance. Check the signals and voltages in test points to find the anomaly point. Some of the cases may require you to compare the impedance among multiple test points to find the anomaly.

Pay special attention: **CLK signal and RST signal — anomalies of these 2 are most frequently causing voltage imbalance.**

**4. Missing chips:** Missing chips means that when conducting hashboard tester checks, all **63** chips cannot be found, but only some of them. The actually missing (cannot find by checking) anomaly chips are not in the shown location. You need to pinpoint the anomaly chip by testing.

The pinpointing can be conducted by intercepting **TX**. Pivot the **TX** signal of a certain chip over the land, such as, after setting the **TX** output of chip No. **50**, over the earth and all previous chips are normal, the hashboard tester should show **50** chips. If not, the anomaly exists before No. **50**; if it does, the anomaly chip is after No. **50**. Repeat this until you locate the anomaly chip by dichotomy.

**5. Broken link:**

Broken links are similar to missing chips. The difference is that not all missing chips are in anomaly, but only one abnormal chip causing the following chips to fail. Such as, a certain chip is functional, but it does not transmit information from other chips; this signal chain will be broken right here — this is called broken link.

Hashboard tester is capable of showing broken links. Such as when checking chips, hashboard tester reports only **14** chips; hashboard tester cannot start running until it detects pre-set number of chips, so it only shows the number of chips found. Based on the number “**14**”, check the voltage and impedance at test points right before and after chip No. **14** will help you to locate the problem.

**6. No running:**

No running means the hashboard tester cannot detect the chip information of the hashboard and shows “**No hash board**”; this is the most frequent problem.

1) **Voltage anomaly of a certain voltage domain:** check the voltages among multiple domains to locate the problem.

2) **Chip anomaly:** Check signals among test points to locate the anomaly.

**CLK signal: 0.9V;** signal is from chip No. **00** to No.**62**. But the current edition offers only 1 crystal oscillator, abnormal **CLK** causes all subsequent signals to show anomaly. Find the target in the sequence of signal transmission.

**TX signal: 1.8V;** this signal is from chip No.**00, 01...62**, look for previous ones when you hit anomaly at a certain point.

**RX signal: 1.8V;** this signal return from **62...01, 00**, identify the malfunction reason by checking signal direction. When no running happens to S7 and S9 board, this signal takes priority, check it first.

**BO signal: 0V;** this signal means that when the chip detects RI return signal in a normal state, it can be lowered to low level, otherwise it should be high level.

**RST signal: 1.8V;** when the board is powered on and **IO** signal is plugged in, this signal will transmit from **00, 01...62** and till the last chip.

**3) Caused by a certain chip**

Check the PD among multiple domains. In normal conditions, the **VDD** voltage is **0.4V**, all the voltages on other test points should be **0.4V** as well, a balance among multiple domains is necessary.

**4) VDD1V8 voltage anomaly of a certain chip**

Check the test points of voltage domains to determine whether or not a certain **VDD1V8** is normal. Generally, **IO** voltage determines the voltage of test points. Therefore, when the **IO** voltage is **1.8V**, the test points have a normal voltage of **1.8V**.

**5) VDD2V5 anomaly of a certain chip**

Make sure the voltage is normal. Abnormal voltage is related to low VDD voltage.

**6) Buck and Booster Circuit Anomaly**

Check the **C8 capacitor output** (up-left) and see if the voltage is between **8.27V and 9.07V**. Those who are not in the scope may be in need of a re-upgrade to the U3 PIC; make sure the PIC voltage is normal, check to see if U100 has an output of 14V; also check the un-checked peripheral parts and U100 per se.

**7. Low hashing:**

Low hashing can be divided into:

1) **Hashboard tester shows NG due to insufficient Nence and low hashing.** The serial port shows information on the number of **Nence** each chip returns. Generally, if the **Nence** number is lower than the pre-set value, you should look for chip malfunction. If it is not due to poor soldering or peripheral reasons, you should just replace the chip.

2) **Hashboard tester shows normal status, but after installation the hashing is low.** This is generally due to poor cooling of the chips. Pay special attention to the cooling fin glue, and the general ventilation. Another reason could be that the voltage of a certain chip is critical, and after installation, the **12V** power supply is different from the test power supply, thus together resulting in a difference between test hashing and actual running hashing. Tune down and test with the hashboard tester, esp. with the **DC** adjustable **12V** power supply. Find the voltage domain that returns the minimum number of **Nence**.

**8. NG of a certain chip:**

Means that when test with hashboard tester, the port information shows the **Nence** is insufficient or zero of the return of a certain chip. If it's not due to poor soldering or peripheral reasons, just replace the chip.

## VIII. ●Maintenance Notes:

1. The operator should be familiar with the function, flow direction, normal voltage and earth impedance values of each test point.
2. The operator should be familiar with chip soldering to avoid PCB blistering, deformation or pin damage.
3. BM1387 chip is packaged with 16 pins on both sides. Make sure of the polarity and coordinates when soldering.
4. When replacing chip, clean all the heat-conducting glue on the chip to avoid IC poor soldering or poor cooling (which causes second-time chip damage)



● Other Notes:

1. The Chip's back side cooling fins are earth connected with the chip, so it is imperative to use a long slim electro probe to check the test points. The probe should be fully insulated with heat-shrink tubes other than the metal on the tip to avoid that the probe touching the cooling fin and the test points at the same time. The voltage difference between upper and lower circuits, so touching the earth of different domains (cooling fins) and test points could cause man-made damage to the chip. Please pay special attention.
2. Soldering. There are cooling fins right next to the **PCB** on the back side of the chip, thus the cooling is fast. So during soldering, you would need auxiliary heating at the bottom (about **200** degrees Celsius). This improves efficiency and reduces damage to the PCB. Without auxiliary heating device, you need to remove the cooling fins on the **PCB** on the back side of the chip first before replacing the chip.



If there are any errors in this document, please contact writer to make corrections. We will keep analyzing and updating this content!

