Skip to content
ColEngine P2-G and P2-X programmable mode reference ASIC miner reference image
Lifecycle not independently verified colengine

ColEngine P2-G and P2-X programmable mode reference

Manufacturer-source P2 reference separating P2-G and P2-X algorithm modes; no single generic hashrate, power, efficiency or network operand represents the platform.

Efficiency

Full Specifications

Full technical specifications for this miner.
Model ColEngine P2-G and P2-X programmable mode reference
Model Number P2
Manufacturer colengine
Status Lifecycle not independently verified

P2 is a variant-aware programmable platform

The manufacturer publishes P2-G and P2-X as related FPGA variants with algorithm-specific operating data. The former generic profile collapsed both variants into one Blake3/Alephium operand and exposed an efficiency scalar with a thousand-fold unit-label error.

Manufacturer mode matrix

Algorithm Variants Hashrate Power Calculated native efficiency
Blake3 P2-G and P2-X 37.13 GH/s 1458 W 39.27 J/GH
SHA512256d P2-G only 22.28 GH/s 1236 W 55.48 J/GH
KarlsenHash P2-G and P2-X; retain exact workload label 32.08 GH/s 1484 W 46.26 J/GH
PyrinHashV2 P2-G and P2-X 38.95 GH/s 1085 W 27.86 J/GH

Efficiencies above are transparent calculations of manufacturer power divided by manufacturer hashrate. They are mode-specific J/GH values, not a universal OEM rating and never J/TH relabels.

Evidence and installation boundary

The manufacturer matrix does not authenticate the former generic 80 dB, mass, dimensions, price, release, heat-reuse or residential claims, so those are withheld. Independent sample measurements must remain test-condition observations rather than manufacturer ratings. Do not inherit firmware or electrical requirements from SuperScalar K10 or a similarly described successor/rebranding generation.

ColEngine P2 manufacturer mode reference